您的位置:電子發(fā)燒友網(wǎng) > 電子技術(shù)應(yīng)用 > 行業(yè)新聞 > 新品快訊 >
TL16C754B/TL16C754C--具有64字節(jié)FIF
TL16C754B/TL16C754C--具有64字節(jié)FIFO的四路UART芯片
The TL16C754B is a quad universal asynchronous receiver/transmitter (UART) with 64-byte FIFOs, automatic hardware/software flow control, and data rates up to 3 Mbps. The TL16C754B offers enhanced features. It has a transmission control register (TCR) that stores received FIFO threshold level to start/stop transmission during hardware and software flow control. With the FIFO RDY register, the software gets the status of TXRDY/RXRDY for all four ports in one access. On-chip status registers provide the user with error indications, operational status, and modem interface control. System interrupts may be tailored to meet user requirements. An internal loopback capability allows onboard diagnostics.
The UART transmits data sent to it from the peripheral 8-bit bus on the TX signal and receives characters on the RX signal. Characters can be programmed to be 5, 6, 7, or 8 bits. The UART has a 64-byte receive FIFO and transmit FIFO and can be programmed to interrupt at different trigger levels. The UART generates its own desired baud rate based upon a programmable divisor and its input clock. It can transmit even, odd, or no parity and 1, 1.5, or 2 stop bits. The receiver can detect break, idle or framing errors, FIFO overflow, and parity errors. The transmitter can detect FIFO underflow. The UART also contains a software interface for modem control operations, and software flow control and hardware flow control capabilities.
The TL16C754B is available in 80-pin TQFP and 68-pin PLCC packages.
特性
ST16C654 Pin Compatible With Additional Enhancements
Supports Up To 24-MHz Crystal Input Clock ( 1.5 Mbps)
Supports Up To 48-MHz Oscillator Input Clock ( 3 Mbps) for 5-V Operation
Supports Up To 32-MHz Oscillator Input Clock ( 2 Mbps) for 3.3-V Operation
64-Byte Transmit FIFO
64-Byte Receive FIFO With Error Flags
Programmable and Selectable Transmit and Receive FIFO Trigger Levels for DMA and Interrupt Generation
Programmable Receive FIFO Trigger Levels for Software/Hardware Flow Control
Software/Hardware Flow Control
Programmable Xon/Xoff Characters
Programmable Auto-RTS\ and Auto-CTS\
Optional Data Flow Resume by Xon Any Character
DMA Signalling Capability for Both Received and Transmitted Data
Supports 3.3-V or 5-V Supply
Characterized for Operation From –40°C to 85°C
Software Selectable Baud Rate Generator
Prescalable Provides Additional Divide by 4 Function
Fast Access 2 Clock Cycle IOR\/IOW\ Pulse Width
Programmable Sleep Mode
Programmable Serial Interface Characteristics
5, 6, 7, or 8-Bit Characters
Even, Odd, or No Parity Bit Generation and Detection
1, 1.5, or 2 Stop Bit Generation
False Start Bit Detection
Complete Status Reporting Capabilities in Both Normal and Sleep Mode
Line Break Generation and Detection
Internal Test and Loopback Capabilities
Fully Prioritized Interrupt System Controls
Modem Control Functions (CTS\, RTS\, DSR\, DTR\, RI\, and CD\)
TL16C754,TL16C754B,TL16C754C,pdf,datasheet
相關(guān)閱讀:
- [測(cè)量?jī)x表] 基于MATLAB與QUARTUS II的FIR濾波器設(shè)計(jì)與驗(yàn) 2009-12-12
- [嵌入式類] quartus的IP仿真出錯(cuò)解決方案 2010-07-10
- [制造技術(shù)] Altera發(fā)布Quartus II軟件9.1,延續(xù)了2到3 2009-11-05
- [新品快訊] PIC'ing the MAX3100: Addin 2008-09-19
- [新品快訊] TL16C2550--具有16字節(jié)FIFO的1.8V至5V雙 2009-04-19
- [新品快訊] TL16C450,沒(méi)有FIFO的單路UART芯片 2009-04-19
- [新品快訊] TL16C552A--具有16字節(jié)FIFO并行端口的雙路UA 2009-04-19
- [新品快訊] TL16C552--具有16字節(jié)FIFO和并行端口的雙路UA 2009-04-19
(責(zé)任編輯:發(fā)燒友)
發(fā)表評(píng)論,輕松獲取積分:
最新評(píng)論
已有條評(píng)論,共人參與,點(diǎn)擊查看深度閱讀
相關(guān)下載
電子技術(shù)文章排行
本類排行
總排行
- max232 兼容RS232標(biāo)準(zhǔn)的芯片2705
- SK6203/SK6211/SK6281 Usb Flash2203
- nRF24LE1 世界上最小、集成度最高的1879
- PIC'ing the MAX3100: Addin1475
- 美國(guó)apex公司網(wǎng)站主頁(yè)1252
- DC/DC 升壓轉(zhuǎn)換器GS3663 GS36651179
- TEF6601和TEF6606 汽車收音機(jī)的世界1076
- ICL7660, MAX1044 開(kāi)關(guān)電容電壓轉(zhuǎn)換950
- ADE7758 三相電能計(jì)量芯片899
- 最快速紅外線傳感器(Silicon Labs)777
