您的位置:電子發(fā)燒友網(wǎng) > 電子技術(shù)應(yīng)用 > 行業(yè)新聞 > 新品快訊 >
The DS3644 is a secure supervisor with 1024 bytes of SRAM for the secure storage of sensitive data and the physical tamper-sensing response functions required in cryptographic processors and data security equipment.
One of the DS3644's primary features is the on-chip nonimprinting memory, consisting of eight 128-byte banks incorporating a high-speed, direct-wired clearing function. The 1KB memory is constantly complemented in the background to prevent memory imprinting of data. The DS3644 architecture allows the user to clear selective banks of the memory based upon specified tamper events. In the event of a qualified tamper event, the desired bank(s) of memory are rapidly cleared and a negative bias can be applied to erase external memory.
The DS3644 includes a seconds counter, watchdog timer, CPU supervisor, nonvolatile (NV) SRAM controller, and on-chip temperature sensor. In the event of a primary power failure, an external battery source is automatically switched in to keep the memory, time, and tamper-detection circuitry active. The DS3644 provides low-leakage, tamper-detection inputs for interface to external sensors, interlocks, and antitamper meshes. The DS3644 also invokes a tamper event on absolute temperature, if the temperature rate-of-change exceeds programmed limits, or if the crystal oscillator frequency falls outside a specified window. The tamper event is latched and timestamped for fault-recovery purposes.
Access to the timer, tamper monitoring, memory, and device configuration is conducted through an I²C-compatible interface. The DS3644 is assembled in a Pb-free, 7mm x 7mm x 0.8mm CSBGA package.
One of the DS3644's primary features is the on-chip nonimprinting memory, consisting of eight 128-byte banks incorporating a high-speed, direct-wired clearing function. The 1KB memory is constantly complemented in the background to prevent memory imprinting of data. The DS3644 architecture allows the user to clear selective banks of the memory based upon specified tamper events. In the event of a qualified tamper event, the desired bank(s) of memory are rapidly cleared and a negative bias can be applied to erase external memory.
The DS3644 includes a seconds counter, watchdog timer, CPU supervisor, nonvolatile (NV) SRAM controller, and on-chip temperature sensor. In the event of a primary power failure, an external battery source is automatically switched in to keep the memory, time, and tamper-detection circuitry active. The DS3644 provides low-leakage, tamper-detection inputs for interface to external sensors, interlocks, and antitamper meshes. The DS3644 also invokes a tamper event on absolute temperature, if the temperature rate-of-change exceeds programmed limits, or if the crystal oscillator frequency falls outside a specified window. The tamper event is latched and timestamped for fault-recovery purposes.
Access to the timer, tamper monitoring, memory, and device configuration is conducted through an I²C-compatible interface. The DS3644 is assembled in a Pb-free, 7mm x 7mm x 0.8mm CSBGA package.
- 1024-Byte Nonimprinting Memory with High-Speed Erase
- 64 Bytes General-Purpose RAM (Not Cleared)
- External SRAM Control and Optional Tamper-Event Erasure
- Segmented Tamper-Detection Memory Hierarchy with Programmable Tamper-Event Sources
- On-Chip Programmable Temperature Sensing with Proprietary Rate-of-Change (ROC) Detector
- Two General-Purpose Tamper-Detect Logic Inputs
- Four Uncommitted Tamper-Detect Comparator Inputs
- Four Window Comparators with On-Chip Reference Voltage
- Latching and Timestamping of Tamper Events
- Crystal Oscillator Tamper Monitoring
- Programmable Power-Consumption Options for Very Low Standby Current
- 64-Bit Unique Silicon Serial Number
- On-Chip Random-Number Generator (RNG)
- Designed to Meet NIST FIPS 140-2 Requirements
- 32-Bit Seconds Counter with Watchdog Timer and Alarm Output
- CPU Supervisor
- I²C-Compatible Interface
應(yīng)用/使用
相關(guān)閱讀:
- [電子動態(tài)] 意法半導體推出工業(yè)標準存儲器的監(jiān)控保護器件 2010-04-07
- [無線通信] 非接觸式存儲器IC 2009-11-21
- [電子技術(shù)] 富士通首推兩款125℃規(guī)格的低功耗SiP存儲器 2009-05-27
- [電子技術(shù)] 耐寫次數(shù)達100萬次的相變存儲器實現(xiàn)量產(chǎn) 2010-06-02
- [半導體技術(shù)] 南韓對日本不取消存儲器芯片征稅的做法不滿 2008-09-03
- [半導體技術(shù)] 美國達拉斯半導體公司在RAID應(yīng)用中靜態(tài)存儲器的使用-Usi 2009-04-24
- [半導體技術(shù)] 中芯國際(SMIC)和Cadence共同推出用于65納米的低 2009-11-04
- [半導體技術(shù)] 非易失性半導體存儲器的相變機制 2009-12-19
(責任編輯:發(fā)燒友)
發(fā)表評論,輕松獲取積分:
最新評論
已有條評論,共人參與,點擊查看相關(guān)下載
電子技術(shù)文章排行
本類排行
總排行
