W25Q128B

1321028 2017-12-08 | pdf | 868KB | 次下載 | 免費(fèi)

資料介紹

　　1，描述

　一般描述w25q128bv（8位）的串行快閃存儲(chǔ)器存儲(chǔ)系統(tǒng)提供的解決方案和有限空間，別針和電力。25q offers the flexibility and Beyond系列普通串行FLASH器件性能好。他們是理想的代碼隱藏to RAM中執(zhí)行的代碼，直接從雙/四SPI（XIP）和存儲(chǔ)語(yǔ)音，文本和數(shù)據(jù)。the device單一2.7V到3.6V的工作我們有低電源消耗電流4mA with as for Power and 1μa下激活。w25q128bv is organized into the array of 65536字節(jié)編程每256頁(yè)。can be up to 256字節(jié)的程序升溫at a Time。刪除頁(yè)can be in groups of 16（4KB扇區(qū)擦除），（32KB的塊擦除groups of 128、256）（groups of the entire 64KB塊擦除芯片（芯片）或擦除可擦寫）。你w25q128bv Sectors and the 256 4096擦除塊分別。allow for the small 4KB扇區(qū)（Flexibility in that require參數(shù)存儲(chǔ)數(shù)據(jù)和應(yīng)用程序。（見圖2。）w25q128bv支持標(biāo)準(zhǔn)的串行外設(shè)接口（SPI），和高性能的四路輸出，雙/雙/ as well as I / O四：SPI串行時(shí)鐘芯片選擇，串行數(shù)據(jù)I / O0，O1（DI）I /（I / O（OJ）/可濕性粉劑），and I / O3（保持）。SPI時(shí)鐘頻率104mhz are supported of up to 208mhz時(shí)鐘使（104mhz rates of equivalent for X 2）雙輸出和280MHz（70MHz×4）Using the Fast for四時(shí)四SPI SPI讀指令。這些標(biāo)準(zhǔn)異步傳輸rates can perform了Flash 8和16位的并行存儲(chǔ)器。高效連續(xù)讀模式allows for the memory access with few as有8時(shí)鐘of instruction to read量24位地址，從而（XIP執(zhí)行true in place）的操作。將HOLD引腳可編程寫保護(hù)引腳，and write protection with complement，頂部，底部or provide further陣列控制，控制的靈活性。2004年，the device and device制造商JEDEC標(biāo)準(zhǔn)支持64位的識(shí)別與唯一的序列號(hào)。

1. GENERAL DESCRIPTION The W25Q128BV （8M-bit） Serial Flash memory provides a storage solution for systems with limited space， pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM， executing code directly from Dual/Quad SPI （XIP） and storing voice， text and data. The device operates on a single 2.7V to 3.6V power supply with current consumption as low as 4mA active and 1μA for power-down. The W25Q128BV array is organized into 65，536 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 （4KB sector erase）， groups of 128 （32KB block erase）， groups of 256 （64KB block erase） or the entire chip （chip erase）。 The W25Q128BV has 4，096 erasable sectors and 256 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage. （See Figure 2.） The W25Q128BV supports the standard Serial Peripheral Interface （SPI）， and a high performance Dual/Quad output as well as Dual/Quad I/O SPI： Serial Clock， Chip Select， Serial Data I/O0 （DI）， I/O1 （DO）， I/O2 （/WP）， and I/O3 （/HOLD）。 SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz （104MHz x 2） for Dual Output and 280MHz （70MHz x 4） for Quad SPI when using the Fast Read Quad SPI instructions. These transfer rates can out perform standard Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address， allowing true XIP （execute in place） operation. A Hold pin， Write Protect pin and programmable write protection， with top， bottom or complement array control， provide further control flexibility. Additionally， the device supports JEDEC standard manufacturer and device identification with a 64-bit Unique Serial Number.

加入交流群